Abstract
Introduction
With the advent of deep-submicron technologies, interconnect delay has become a dominating factor for circuit delay, thus, dramatically increasing the importance of delay-driven optimization methods at the layout-level.
A method for optimizing circuit speed, being widely used in today's physical design tools, is gate sizing or transistor sizing, e.g. [l] . Gates or transistors located on critical paths are enlarged to increase their driving force.
A totally different approach for optimizing circuit performance is cell replication. Instead of resizing the gates on critical paths, they are replicated so that their fanout tree can be splitted. This allows to concentrate the driving force of a gate onto the critical path. Additionally, the length of the net driven by this gate can often be reduced. Therefore, in many cases the resulting performance gain is higher than if this gate was replaced by an instance of double size. While gate sizing methods are standard elements in state-of-the-art physical design tools, cell replication strategies have only been investigated in the foreground of generic partitioning problems. However, so far no research has been reported that integrates cell replication into a placement algorithm taking into account the technical requirements to optimize circuit speed during layout synthesis. For example, testability is an important optimization criterion in logic level synthesis. Our research shows that cell replication can drastically reduce the stuckat testability of circuits. This aspect has been completely ignored in previous cell replication literature. Our results show that layout synthesis exploiting the cell replication concept should always be combined with a method to ensure 100% stuck-at testability such as redundancy elimination based on automatic test pattern generation (ATPG).
Cell replication for timing-driven placement

Requirements for Cell Replication Strategies in Circuit Placement
A number of powerful cell replication algorithms have been presented in the past [2] - [7] . While these algorithms have been examined in the context of generic bipartioning problems it is necessary to take into account several practical requirements when cell replication is integrated into a timing-driven placement tool that is based on a recursive procedure performing bipartitioning steps multiple times.
1) The algorithm must be able to handle multi-terminal nets, i.e., it must be able to run on a hypergraph representation of the circuit. 2 ) The algorithm must support multi-source nets to handle circuits with bidirectional UOs, tri-state elements, busses etc..
3)
The algorithm must accept size constraints for the area overhead caused by the replication of cells. T e l l replication is particularly important to redesign small areas of the circuit containing timing critical paths. Therefore, it is crucial that the algorithm can operate with relatively small size constraints so that circuit modifications are focused to small but well-selected regions of the circuit. The algorithm must take into account that the timing data of signal nets can change with every replication of a single cell. Therefore, it is not wise to perform many cell replications at a time, since the cost function is unable to predict the actual timing situation after complex replications. The algorithm must not destroy the stuck-at testability of the circuit that has been achieved by the efforts of logic synthesis.
--
We briefly review important contributions on cell replication and examine their ability to fulfill the above requirements:
Kring and Newton Hwang and ElGamal propose to map a given partition of a graph onto a flow network and to apply a min-cut;max-flow algorithm. This method finds an optimal replication set with regard to the given initial partition, but the ignorance of size constraints can lead to very large replication sets. Hypergraphs can be handled by mapping hyperedges onto trees, where the signal source becomes the root node and signal sinks become the leaves. If size constraints are given, the min-cut-max-flow algorithm is replaced by a heuristic based on a directed FM algorithm.
Note that either method can only be used in the case, where each signal has exactly one source.
A powerful approach was presented by Liu et al. in [6] , where the concept of a replication graph is introduced. The algorithm finds the optimal cut size replication in polynomial time. Size contraints are not regarded. In the case of hypergraphs or when size constraints are given a directed FM algorithm is used for partitioning. We have implemented the FM-based version of this approach and conducted several experiments. It turned out that although this method is very powerful for bi-partitioning its application in circuit placement is problematic. To achieve good partitioning results very large size constraints were needed. This leads to large area overheads which is especially unacceptable in a placement procedure where such partitioning is conducted numerous times. Furthermore, as explained above, replications involving a large number of gates are difficult to be guided by a timing-based cost function.
Therefore, we have taken a pragmatic approach and developed a heuristic procedure to integrate cell replication into placement algorithms that attempts to fulfill all the above requirements. This will be described in the next sections.
The Approach
A well-established method for timing-driven placement is to assign net weights [8][9], which are: calculated from the results of a timing analysis and net length estimations. Because the replication of a cell may change the lengths and the slack values of the nets connected to this cell dramatically, we wish to recalculate the weights of these nets immediately after the cell has been replicated. Therefore, accurate timing information can only be obtained if partitioning and replication is carried out in two separate steps.
The algorithm is based on recursively partitioning the circuit and chip area. For this purpose the circuit is represented as a weighted directed hypergraph. In each recursion of the partitioning procedure the edge weights of the hypergraph are recalculated for each region based on the minimum reachable net lengths and the upper bounds for the net lengths. The minimum reachable net lengths are estimated immediately before each bipartitioning by using the semi perimeter of the bounding rectangle-method. In this way, the net weights reflect the timing constraints of the circuit. For the calculation of the upper bounds for each signal net the longest path leading through this net is analyzed. This guarantees that for every net an upper bound is calculated. For bipartitioning a region we combined a modified FM-algorithm and a clustering method. Similar to [lo] , wires leading outside the region of interest are connected to additional dummy nodes being marked as fixed prior to the partitioning step. These nodes are called position nodes in this paper and are assumed to be signal sinks. Then, bipartitioning is improved by an optimization step using cell replication. The algorithm is able to duplicate single cells as well as sets of cells. When selecting cells for duplication the net weights are evaluated so that preference is given to cells driving nets on the critical paths. After duplicating a single cell or a set of cells, the weights of the nets corresponding to the replicated cells are updated.
Redundancies introduced by cell replication are removed prior to row generation. Testability and replication will be further discussed in section 2.5. Fig. 1 gives an overview of the general program flow. 
Bipartitioning and Replication
A key problem when integrating cell replication into a timing-driven placement method is the choice of an appropriate cost function. Therefore, we now describe in more detail the modeling of the circuit and the calculation of the cost function to select cells for replication.
For the partitioning process, a circuit is mapped onto a hypergraph G=(V, E). The node set V consists of three types of nodes: 0 Cell nodes model the cells of the circuit. The weight of a cell node denotes the area requirement of the cell. 0 Port nodes model the primary ports of the circuit. During the partitioning process a port node has to stay in a region adjacent to one of the four borders of the circuit area. To ensure this, port nodes can be marked as fixed prior to partitioning. Port nodes have the weight zero. Position nodes are temporarily introduced to model nets leading outside a region. Position nodes are connected to hyperedges as sink nodes and have the weight zero.
A hyperedge e€ E represents a signal net of the circuit. The connections between the nodes and the hyperedges are provided with a direction to model the signal flow.
A node v is called a source node, a sink node or a bidirectional node with regard to a particular incident edge e depending on the type of the gate port (input, output, bidirectional port) connected to the corresponding signal net.
After the bipartitioning process, which is carried out by a modified FM-algorithm, it is often possible to reduce the cut size if cells are replicated. For illustration Fig. 2 shows a part of a circuit which is divided into two subcircuits located in two subregions RA and RB. The cut set contains three signal nets. If the highlighted cell in RA is replicated so that the copy is placed in Rs, one signal net can be removed from the cut set. In practice this can often simplify the routing task for this net. This is especially advantageous if this net is part of a critical path. In RB a new signal net is created with the same logic function as the original net in RA.
Q
Fig. 2: Cut size improvement via cell replication
In principle, each signal net can be removed from the cut set by replicating its drivers but it should be noted that this may cause other nets to become members of the cut set. This has to be considered in the cost function. If cells contain only one single output port and signals are driven only by one single source, the calculation of the cut size improvement by a particular cell replication is simple. However, as already mentioned, multi-source nets and bidirectional ports must be considered when calculating the cut size gain. In the case of timing driven placement, net weights are calculated on the basis of timing data, which depend on the load driven by the cells. Because these loads change, sometimes dramatically, when cells are duplicated, weights are updated during replication.
Before the replication process is described, some definitions and notations are introduced. Consider a subregion R containing a subgraph of the initial hypergraph: 0 E(vi) denotes the set of hyperedges incident to a node E"(vi) contains those hyperedges e€ E(vi), for which vi is a source node. E(vi) contains those hyperedges eEE(vi), for which vi is a sink node. , ??( vi ) contains those hyperedges e€ E(vi), for which vi is a bidirectional node.
For E(vi) we obtain: E(vi) = Ei(v,)u E"(v,)u Eb(v,) (1)
Analogously, V(ei), V'(ei), V(ei) und p(ei) denote the sets of nodes v, V E R which are incident to a hyperedge ei. V*(ei) contains V(ei) and additionally all nodes incident to previously created copies of ei, such that: V~E R.
v * ( e i )
= (e, =e; bt;)-comc, , ) '(e,)
(2)
The driver set Dj of an edge set ESi denotes the set of nodes that are a signal sources of an edge e E ESj:
Furthermore we need the notion of a candidate set. A candidate set CS is recursively defined as: i) a set containing exactly one edge being part of the cut set ii) the union of two candidate sets CSi and CSj, such that D(CSi) n D(CSi) f 0 Note that this definition of candidate sets permits to adequately consider multi-source nets when calculating a cost function.
Let Di denote the driver set for given candidate set CSi.
The set of those hyperedges being signal sources for the nodes v g D i but not contained in the candidate set is denoted by Si.
(4)
Obviously, Si denotes the set of those hyperedges which would join the cut set if the cut edges ej E CSi were removed from the cut set by duplicating the nodes vk E Di. The notion of the driver set facilitates multiple cell replications, e.g., for candidate sets containing busses. Note that a bus can only be removed from a cut set by replicating multiple cells at a time.
The sum of the weights of those edges that would be removed from the cut set is denoted by g :
e,'CSi Analogously, g i denotes the sum of the weight of those edges which would join the cut set:
Va(e,) and f B ( e J ) denote in the above stated terms two subsets of V*(e,) which contain those* nodes VE y ( e , ) that are part of RA or RE, respectively. VA(e,) and VB(e,) are used instead of V,(e,) and VE(e,) to take into account that a previously created copy of e, may already exist. Since eJ and its copy always show the same logic values, it is not necessary to add e, to the cut. This concept helps to save edges that cannot be identified by a topological analysis alone. The method keeps track of logically equivalent functions that resulted from cell duplication.
The decrease in cut size g, gained by the duplication of each hyperedge e E CS, reflects the timing improvement of the circuit and can be calculated in the following manner:
+ -g, = g , -g, As already mentioned, it is necessary to replicate each node VED,. The sum of the weights of the new nodes is denoted as the cost dco, of this replication and reflects the resulting area overhead:
If it is desired to exclude port nodes from replication this is easily taken into account by only considering candidate sets that do not have any port nodes in their driver sets.
As long as there exist candidate sets CS, with g,ldco, > gain,,,, the set with the highest value for g,ldco, is selected and the replication is carried out. After the replication for a particular candidate set CS, , the weights of all nets incident to at least one node v,, v, E CS,, have to be recalculated. A threshold value gain,,, is used to restrict the replication process to highly weighted critical nets. Note that the construction of this cost function reflects the need to duplicate cells only very selectively to improve local timing values. The algorithm is described in Fig. 3 in a pseudo-code notation. 1 while (at least one replication carried out in this stage);
Fig. 3: Replication algorithm 28
The cost function used is able to handle multi-source nets, e.g., busses, and cells with bidirectional terminals. Timing data and constraints are mapped onto net weights. The changes in timing data caused by cell replication are taken into account by updating the net weights immediately after replicating a candidate set.
Replication example
Consider the situation shown in the left part of Fig. 4 . Since the cut set contains three hyperedges there are three candidate sets with one cut edge. Additionally, there is one candidate set with two cut edges, because eo and ez have at least one source node in common (v6). These candidate sets, denoted by CSO ... CS3, are described in Table 1 . For the calculations of gain and cost unit weights are assumed for nodes and hyperedges. Because CS3 shows the highest gain-cost relation, the nodes v E CS3 are duplicated. The reshaped hypergraph is shown in the right part of Fig. 4 . Note that untestable stuck-at faults are always related to circuit redundancy. The removal of this redundancy does not only restore the testability property of the circuit, since wire segments and transistors are removed, it also leads to a more compact solution. In those cases, where the critical path is affected, in general circuit speed is improved, too. The two reasons for this are that short wires have lower capacitance values than long wires, and that gates with a large number of inputs in general have a larger propagation delay than gates with a small number of inputs. For the redundancy removal step a standard ATPG-based approach[ 111 is used.
Experimental results
The replication routine has been implemented as a part of a new timing driven placement and routing package for standard cell designs. The used benchmark circuits have been taken from a MCNC benchmark set and have been mapped onto a standard cell library for a 0.35pm CMOS process with three metal layers. A redundancy check and removal step has been applied to all circuits prior to the experiments. The properties of the used circuits after redundancy removal are shown in Table 2 . As explained earlier, the main purpose of this paper is to explore the usefulness of the cell replication concept in the For the used benchmark circuits, a performance improvement of up to 15 % for the replication routine was achieved against the values obtained without replication. Compared to the results obtained by using gate sizing instead of cell replication there is still a speedup of up to 10%. Because the consumed cell area is the same in both cases, our results show that cell replication can make more efficient use of the additionally introduced cell area. It should be noted however, that in both cases, the resuits can be improved by further gate sizing. The overall optimization potential of gate sizing still is higher than that of cell replication, because every cell can be resized, while only a few cells are suitable for replication. On the other hand, the results show that if there is a potential to improve performance by replicating cells, it should be exploited. Finally, it should be mentioned that in many cases the replication routine also produces somewhat more compact solutions. This can be explained by the simplified routing task for the critical nets.
In the majority of the testcases the replication algorithm created new redundancies. Removing these resulted in It is well-known that very high fault coverages are needed to achieve appropriate defect coverage and coverage of non-target faults [ 111. Therefore hundreds or even tens of untestable faults are unacceptable in most practical situations. Therefore, it should be noted that for testability reasons alone redundancy elimination must be an integral part in any tool for layout synthesis that performs cell replications.
Conclusion
A new approach for optimizing circuit performance using cell replication during placement has been proposed. The replication routine has been integrated into a placement algorithm which is based on recursive partitioning. We used a cost function for cell replication, which is able to handle multi-source nets, e. g., busses, and cells with bidirectional terminals. Timing data and constraints are mapped onto net weights. The changes of timing data caused by cell replication are taken into account by updating the net weights immediately after replicating a candidate set. In comparison with results obtained by a gate sizing approach, it has been shown that the additional cell area introduced by cell replication leads to higher performance improvements than what can be accomplished by the same area overhead for gate sizing.
Cell replication involves the possibility that redundancies are introduced to an initially redundancy-free circuit and stuck-at faults become undetectable. Redundancy removal does not only lead to area savings but also restores the testability property of the circuit. It must therefore be integrated into any practical design flow exploiting the concept of cell replication.
